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Memory Circuit Fault Simulator
A wide variety of decision structures and formalisms is represented in the matrix evaluations.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Spacecraft are known to experience
significant memory part-related failures
and problems, both pre- and post-
launch. These memory parts include
both static and dynamic memories
(SRAM and DRAM). These failures
manifest themselves in a variety of ways,
such as pattern-sensitive failures, timing-
sensitive failures, etc. Because of the mis-
sion critical nature memory devices play
in spacecraft architecture and opera-
tion, understanding their failure modes
is vital to successful mission operation.
To support this need, a generic simu-
lation tool that can model different data
patterns in conjunction with variable
write and read conditions was devel-
oped. This tool is a mathematical and
graphical way to embed pattern, electri-
cal, and physical information to perform
what-if analysis as part of a root cause
failure analysis effort.
The memory device is modeled as an
n×m matrix structure that is mathemati-
cally transformed by a series of matrix
defined mathematical and logical oper-
ators that represent the read and write
operations. The mathematical transfor-
mation process is a multi-step process
that encompasses both logical and
physical information of the memory
array. The flexibility of MATLAB allows
elements of each operator to be a wide
variety of complex structures that in-
cludes integer, floating point, or char-
acter-based conditions and decision
points. The application of operators
can also include additional time ele-
ments to provide for time-based degra-
dation of memory cells. The size of ma-
trices can be scaled to represent large
statistical concerns, or truncated and
reduced to focus on regions of interest.
Pattern-sensitive testing schemes can
be modeled to reflect real-world testing
sequences. Moving inversion, walking,
and disturb-based sequences are exam-
ples of standard algorithmic patterns
that can be applied. De gra d a tions and
faults can be modeled at both the logical
and physical levels with this formulism.
Logical to physical transformations are
often at the core of modern sophisti-
cated memory faults.
System designers often assume uni-
form bit/byte performance while the
physical reality is represented by voltage-
dependent writes and cells with varying
capacitance and drive capability. The
fault simulator formulism presented
here allows for what-if analysis to help
characterize this logical to physical
transformation.
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The software used in this innovation is
available for commercial licensing. Please con-
tact Daniel Broderick of the California Insti-
tute of Technology at danielb@caltech.edu.
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